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Abstract—In this study, we suggest a hierarchical model to 
investigate the electrical performance of carbon nanotube (CNT)-
based interconnects. From the density functional theory, we have 
obtained important physical parameters, which are used in TCAD 
simulators to obtain the RC netlists. We then use these RC netlists 
for the circuit-level simulations to optimize interconnect design in 
VLSI. Also, we have compared various CNT-based interconnects 
such as single-walled CNTs, multi-walled CNTs, doped CNTs, and 
Cu-CNT composites in terms of conductivity, ring oscillator delay, 
and propagation time delay. 
Keywords—Density Functional Theory (DFT); circuit 
simulation; hierarchical models; interconnects; carbon nanotubes 
(CNTs); Cu-CNT composites; 
I.  INTRODUCTION 
Complementary Metal–Oxide–Semiconductor (CMOS) 
scaling dictates a shrinking in interconnect wiring size, resulting 
in increased Cu resistivity (mainly due to surface roughness and 
grain boundary scatterings) and decreased reliability (mainly 
limited by electro-migration) [1-3]. At the current technology 
generation, interconnect delay is comparable to transistor delay, 
which will represent a major limit to next-generation circuit 
performance [4].  
Carbon NanoTubes (CNTs) exhibit small effective transport 
masses and a nearly one-dimensional (1-D) ballistic transport, 
which results in high electrical and thermal conductivities. 
Moreover, very high ampacity (100 times the value of Cu [5]) 
and excellent mechanical properties make them a promising 
candidate for replacing Cu interconnects. Manufacturability, 
process yields and variability of metallic CNT remain major 
issues [6].  
In this work, we present a hierarchical simulation approach 
to studying of CNT-based interconnect performance [7-9]. The 
transport properties of CNT interconnects are first evaluated by 
ab-initio methods. The extracted material properties are then 
used in 3D TCAD simulations to extract resistance and 
capacitance (RC) for complex interconnects systems. These 
interconnect RC netlists are then used in circuit-level 
simulations for design optimization. The proposed multi-scale 
simulation flow is illustrated in Fig.1. 
II. METHODOLOGY 
A. Ab-inito simulation 
We have used the Density Functional Theory (DFT) – Non-
Equilibrium Green’s Function (NEGF) framework implemented 
in Atomistix ToolKit (ATK) [10] to obtain physical material 
parameters such as the ballistic conductance. Firstly, we have 
performed a geometrical optimization for single-walled CNTs 
(SWCNTs), multi-walled CNTs (MWCNTs), iodine-doped 
CNTs and Cu-CNT composites. All atoms are fully relaxed until 
maximum force becomes less than 0.01 eV/Ang. Fig.2 shows 
the optimized atomic structures of iodine-doped MWCNT 
(15,0)(24,0) and Cu-CNT(6,0) composite. In order to minimize 
the lattice mismatch for the Cu-CNT(6,0) composite, the 
transport direction of Cu is set to ሾ112തሿ. 
After calculating the ballistic conductance (Gୠୟ୪) with the 
DFT-NEGF approach, a mean free path approximation is 
adopted to describe the phonon scattering effects. The diffusive 
conductance (Gୢ୧୤) can be calculated using following equation: 
                          Gୢ୧୤ ൌ Gୠୟ୪ ቀ1 ൅ ௅ఒቁ
ିଵ
  ,                                 (1) 
where ܮ  and λ  are the interconnect length and the mean free 
path, respectively.  
The quantum capacitance (ܥொ) can also be calculated from 
the density-of-states (DOS) obtained from the DFT calculations, 
using the following equation [11]: 
 
Fig. 1. Multiscale Atoms-to-Circuits Simulation Flow. 
            ܥொ ൌ ௘
మ
ସ௞் ׬ܦܱܵሺܧሻ sechଶ
ா
ଶ௞் ݀ܧ,                           (2) 
where ݁ , ݇ , and ܶ  are the elementary charge, Boltzmann 
constant, and temperature, respectively.   
B. TCAD & circuit simulation 
A finite-difference approach is adopted to solve the Laplace 
equations for RC extraction in complex interconnect structures 
such as the inverter: 
                         ߘߝߘ߰ ൌ 0 for an insulator                                  (3) 
                         ߘ݇ߘ߰ ൌ 0 for a metal,                                       (4) 
where ߝ, ݇, and ߰ are permittivity, conductivity, and potential, 
respectively.   
 Fig. 3 shows the 3D TCAD simulation output for a 14nm 
CMOS inverter highlighting the cross-talk between lines up to 
the M2 interconnect level. Advanced models for conductivity 
and capacitance of both Cu and CNT are implemented using ab-
initio results. Extracted RC netlists are provided in a SPICE-like 
format for the next stage. 
Fig. 4 describes the circuit of the typical interconnect with 
driver and receiver buffers. The buffer gates are implemented 
with CMOS 45nm technology node. Rdriver, Cdriver and Cload are 
assumed to be 24 kΩ, 450 aF and 10 fF, respectively. For the 
circuit simulation, we have considered ܥொ , but the total 
capacitance of the interconnects (ܥௐ ) remains quasi-constant 
because the classical electrostatic capacitance (ܥா ) is much 
lower than ܥொ in this technology:  
                                  ܥௐ ൌ ൫ܥொି ଵ ൅ ܥாି ଵ൯ିଵ .                          (5) 
We also considered doping effects that increase the number 
of conducting channels ( ஼ܰ ). From the DFT simulations, we 
have found that ஼ܰ  can be increased from 2 up to 8 if somehow 
the Fermi-level is shifted by േ1.0 eV relative to the Fermi-level 
of the pristine CNT. ஼ܰ  can be obtained from Gୠୟ୪: 
                                           ஼ܰ ൌ ୋౘ౗ౢୋబ ,                                        (6) 
where G଴ is the quantum conductance. 
III. SIMULATION RESULTS 
The calculated ballistic conductance and quantum 
capacitance are summarized in Table 1. The former was 
normalized to the cross-sectional area, and the latter to the area 
and length. In this study, the area of CNTs is assumed to be 
                         ܣ ൌ √ଷଶ ሺܦ஼ே் ൅ ݀௏஽ௐሻଶ  ,                               (7) 
where the van der Waals distance (݀௏஽ௐ) is 0.34 nm and ܦ஼ே்  
is the diameter of CNT. As can be seen from this table, Gୠୟ୪ of 
CNTs is smaller than those of bulk Cu. It means that although 
CNTs have ideally zero effective masses (high mobility), the 
resistance is still larger than bulk Cu. In terms of the capacitance, 
however, it is obvious that CNTs have a clear advantage. 
Fig. 2. Atomistic structures of a) iodine doped MWCNT (15,0)(24,0) and b) 
Cu-CNT (6,0) composite. Brown, blue, and vilolet spheres indicate the 
carbon, copper, and iodine atoms, respectviley. 
Fig. 3. (a) 3D TCAD Capacitance, where the electric field streamlines 
highlight the cross-talk between interconnects. (b) Resistance simulation 
detail, where the current density flow highlights the interconnects critical 
hot-spots. 
 
Fig. 4. Schematic representation of a typical interconnect 
TABLE I.  BALLISTIC CONDUCTANCE AND QUANTUM 
CAPACITANCE OF EACH MATERIAL  
 Ballistic 
Conductance 
(mS/nm2) 
Quantum 
Capacitance 
(aF/nm3) 
SWCNT(24,0) 0.033 0.132 
Doped 0.054 0.251 
MWCNT 
  (15,0)(24,0) 0.065 0.206 
Doped 0.089 0.418 
Cu-CNT(6,0) 
composite 0.582 4.743 
Bulk Cu [11-2] 0.785 6.110 
To enhance the ballistic conductance of CNTs, we have 
considered the MWCNTs, the doped CNTs, and Cu-CNT 
composites. Generally, MWCNTs have higher Gୠୟ୪ and ܥொ than 
SWCNTs when they have the same ܦ஼ே். This is because each 
shell of MWCNTs is independent, and reducing the empty space 
inside the tube allows the conducting channel to be used more 
efficiently. In the case of the iodine-doped CNTs, DOS and the 
number of conducting channel near the Fermi-level increases as 
can be seen in Fig. 5 thanks to the Fermi-level shift by dopants. 
The Cu-CNT composites have the material advantages of both 
Cu and CNT. They have larger Gୠୟ୪ than CNTs, and smaller ܥொ 
than bulk Cu. 
 Fig. 6 illustrates the dependence of the diffusive 
conductivity of pristine and iodine-doped CNTs, Cu-CNT 
composites, and bulk Cu on the interconnect length. When the 
interconnect length is shorter than 1 μm, bulk Cu, which has the 
largest value of the ballistic conductance in Table 1, has the 
largest conductivity. However, when the interconnect length is 
longer than 1 μm, the iodine-doped MWCNT(15,0)(24,0) shows 
the best performance because the mean free path of CNTs 
(1000 ൈ Dେ୒୘ nm) is longer than Cu (40 nm). We have also 
found that doped SWCNTs and MWCNTs have a larger 
conductivity than pristine SWCNTs and MWCNTs, 
respectively, thanks to their large ஼ܰ . The Cu-CNT composite 
interconnects have a higher conductivity than CNTs in the short 
interconnects (ܮ < 500 nm) and a higher conductivity than bulk 
Cu in the long interconnects (ܮ > 500 nm).   
Fig. 7 shows the output voltage waveform in an interconnect 
within a 17-stage ring oscillator. We have compared the ring 
oscillator delay (ROD) with an ideal material, Cu, and CNTs. In 
the case of the ideal interconnects, since there is no propagation 
time delay in the interconnect, ROD is only limited by the 
CMOS gate delay. As shown in this figure, the CNT 
interconnect shows a performance closer to the ideal 
interconnect compared to the Cu interconnect. 
Fig. 8. describes the dependence of the propagation time 
delay ratio of MWCNT interconnects with various ܦ஼ே்௠௔௫ s, 
where ܦ஼ே்௠௔௫  is their outermost shell diameter. The propagation 
time delay ratio is calculated by the ratio of propagation delay 
based on the pristine MWCNT [6, 7]. In this study, we assumed 
that the MWCNT is filled with shells until its diameter is smaller 
than ஽಴ಿ೅
೘ೌೣ
ଶ  , and each shell of the doped MWCNT has the same 
஼ܰ . As shown in these figures, we have observed that as ܮ 
increases, doping is more effective in reducing the propagation 
Fig. 6. The dependence of conductivity on the interconnect length. 
 
Fig. 7. 17-stage Ring-Oscillator circuit simulation comparison between 
ideal (top), Cu (middle) and CNT (bottom) interconnects. 
 
Fig. 5. Band structures and DOSs of pristine (black) and doped (red) 
MWCNT(15,0)(24,0). Fermi-level is set to 0.0 eV. 
delay. Moreover, dopants in MWCNT interconnects with ܦ஼ே்௠௔௫  
= 10, 14, and 22 nm reduce the propagation delay by 10, 5 and 
2 %, respectively, when ܮ = 600 μm. Because increasing ܦ஼ே்௠௔௫  
increases the number of shells ( ௦ܰ௛) and the total number of the 
conducting channels ( ௖ܰ௧௢௧௟௔ ൌ ௦ܰ௛ ൈ ௖ܰ), the effect of doping 
is reduced.  
IV. CONCLUSIONS 
We have presented a multiscale simulation flow to allow the 
design-technology co-optimization of CNT-based interconnect 
technologies. We have benchmarked CNT performances vs. Cu. 
We have demonstrated the impact of iodine doping and Cu-CNT 
composites on CNT interconnects performance 
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